

# A Study of the Potential of Locality-Aware Thread Scheduling for GPUs

Cedric Nugteren (presenter)  
Gert-Jan van den Braak  
Henk Corporaal

**Eindhoven University of Technology**

A GPU schedules threads in a particular order

**Can we find a better thread schedule?**

Poor programming can cause bad performance

**Can we hide this behind smart hardware/software?**


Thread scheduling affects performance

**How much performance can we gain?**


# Thread scheduling

Warp  $x \bmod 4$   
onto SM  $x$

(example warp: 4 threads)




threads




**A different schedule affects:**

- Cache-line locality (spatial)
- L1 and L2 locality (temporal)
- Memory coalescing

# Experimental set-up



# Evaluated schedules




**At granularity of:**

- Threads
- Half-warps / warps
- Threadblocks
- ...


**Total: 2000+ schedules**

Tested with 6 ‘naive’ CUDA benchmarks

# Experimental results (1/6)




integral image (row-wise)




## Observations:

- Wide performance range (2 - 700)
- Good original schedule
- 20% to gain by tiling
- Active thread count not too important


# Experimental results (2/6)



# Experimental results (3/6)




11 by 11 convolution




## Observations:

- Wide performance range (2 - 800)
- Good ‘original’ schedule
- 10% to gain by using zigzag scheduling


# Experimental results (4/6)






# Experimental results (5/6)



# Experimental results (6/6)




# Detailed results



schedulers / parameters

Different per benchmark




OK, so there is performance potential  
**But how do we find a good schedule?**

# Idea: Calculate best schedule

## Calculate best schedule:

- Calculate thread similarity:
  - Use static analysis where possible
  - Estimate/predict behaviour otherwise
- Use shortest path algorithms?
- Use graph-cut algorithms?



$b_0$	$t_{0,0}$	$t_{1,0}$	$t_{2,0}$	$t_{3,0}$	$b_0$	$t_{0,0}$	$t_{1,0}$	$t_{2,0}$	$t_{3,0}$
$b_1$	$t_{0,1}$	$t_{1,1}$	$t_{2,1}$	$t_{3,1}$	$b_1$	$t_{0,1}$	$t_{1,1}$	$t_{2,1}$	$t_{3,1}$
$b_2$	$t_{0,2}$	$t_{1,2}$	$t_{2,2}$	$t_{3,2}$	$b_2$	$t_{0,2}$	$t_{1,2}$	$t_{2,2}$	$t_{3,2}$
$b_3$	$t_{0,3}$	$t_{1,3}$	$t_{2,3}$	$t_{3,3}$	$b_3$	$t_{0,3}$	$t_{1,3}$	$t_{2,3}$	$t_{3,3}$
	$a_0$	$a_1$	$a_2$	$a_3$		$a_0$	$a_1$	$a_2$	$a_3$

$$\Gamma_{ij\delta} = \frac{1}{\delta + 1} \sum_{d=0}^{\delta} \gamma_{ijd}$$

with

$$\gamma_{ij\delta} = \frac{1}{A - \delta} \sum_{k=0}^{A-\delta} equal(i_k, j_{k+\delta})$$


and

$$equal(a, b) = \begin{cases} 1 & \text{if } a = b \\ 0 & \text{otherwise} \end{cases}$$

# Idea: Model cache behaviour

## Model cache behaviour:


- At compile-time
- Run potential schedules through a model:
  - Use a cache-only GPU model?
  - Use an analytical model?
- Use heuristics to limit potential schedules?
- Use auto-tuning or a neural network to train a model?



# Idea: Use hardware counters

## Use hardware counters:

- Change schedules on-the-fly
- Measure:
  - Cache hits/misses?
  - Lost locality?
- What is the hardware-overhead?
- How dynamic is the application?



Taken from T. Rogers et al.  
“Cache-Conscious Wavefront Scheduling”

# Conclusions

## **Conclusions:**

- Locality-aware thread scheduling:
  - Is important for performance
  - Can improve programmability

## **Future work:**

- Investigate how to find a good schedule